VHDL design flow